UltraSoC, the Cambridge embedded IP analytics specialist, will support Western Digital’s RISC-V SweRV Core and associated OmniXtend cache-coherent interconnect. The two companies have worked together to create a debug and on-chip analytics ecosystem that will support the requirements of both Western Digital’s internal development teams, and third parties choosing to adopt the SweRV Core for their …
This story continues at UltraSoC supports RISC-V SweRV Core
Or just read more coverage at Electronics Weekly