There was once a Zilog engineer who moonlighted at LSI Logic. He became aware of the complex, costly and time-consuming process by LSI Logic’s engineers had to prototype their ASICs – getting them hard-wired in silicon then tested and re-engineered and re-spun – and wondered if there was another way. By using a large number …
Read full article: The Moonlighter