IBM revealed vertical FET CMOS logic at a sub-45nm gate pitch on bulk silicon wafers at the IEEE International electron devices meeting in San Francisco this week. IBM’s VTFET with a vertical channel (yellow) and gate-all-around (blue). Contacts are brown and the white line shows current flow. It calls them VTFETs, for vertical transport FETs, and …
This story continues at IBM beats finFETs with vertical CMOS at IEDM
Or just read more coverage at Electronics Weekly