At DVCon US this week, Breker Verification Systems has announced SystemUVM, a framework which simplifies specification model composition for test content synthesis. It uses a universal verification methodology (uvm) /SystemVerilog syntactic and semantic approach to drive test content synthesis and uses AI planning algorithms for deep sequential bug hunting in existing uvm environments, said the …
This story continues at Framework simplifies specification model based on uvm
Or just read more coverage at Electronics Weekly