Using the wafer backside for power delivery to the devices is the next major performance booster that will be introduced, writes Sri Samavedam, senior vice president of CMOS technologies at imec. The conventional metal layers on the frontside of the wafer will be used for routing signals, while the metal layers at the back of …
The post Backside power delivery appeared first on Electronics Weekly .